Sciweavers

2376 search results - page 246 / 476
» More Efficient Internal-Regret-Minimizing Algorithms
Sort
View
ICMCS
2005
IEEE
133views Multimedia» more  ICMCS 2005»
14 years 1 months ago
Architecture for area-efficient 2-D transform in H.264/AVC
As the VLSI technology advances continuously, ASIC can easily achieve the required performance and most of them are actually over-designed. Thus, architecture shrinking is inevita...
Yu-Ting Kuo, Tay-Jyi Lin, Chih-Wei Liu, Chein-Wei ...
CCGRID
2003
IEEE
14 years 1 months ago
An Exposed Approach to Reliable Multicast in Heterogeneous Logistical Networks
An exposed approach in computer service architecture is one that offers client software a primitive service whose semantics are closely based on the underlying physical infrastruc...
Micah Beck, Ying Ding 0002, Erika Fuentes, Sharmil...
DATE
2003
IEEE
134views Hardware» more  DATE 2003»
14 years 1 months ago
A Multi-Level Design Flow for Incorporating IP Cores: Case Study of 1D Wavelet IP Integration
The design of high performance multimedia systems in a short time force us to use IP's blocks in many designs. However, their correct integration in a design implies more com...
Adel Baganne, Imed Bennour, Mehrez Elmarzougui, Ri...
ICDCS
2003
IEEE
14 years 1 months ago
A Generic Distributed Broadcast Scheme in Ad Hoc Wireless Networks
—We propose a generic framework for distributed broadcasting in ad hoc wireless networks. The approach is based on selecting a small subset of nodes to form a forward node set to...
Jie Wu, Fei Dai
MICRO
2010
IEEE
202views Hardware» more  MICRO 2010»
13 years 3 months ago
Hardware Support for Relaxed Concurrency Control in Transactional Memory
Today's transactional memory systems implement the two-phase-locking (2PL) algorithm which aborts transactions every time a conflict happens. 2PL is a simple algorithm that pr...
Utku Aydonat, Tarek S. Abdelrahman