A Multi-Level Design Flow for Incorporating IP Cores: Case Study of 1D Wavelet IP Integration

The design of high performance multimedia systems in a short time force us to use IP's blocks in many designs. However, their correct integration in a design implies more complex verification problems. In this paper, we present a C++/SystemC mulation flow at multiple levels of abstraction. Our approach is to use SystemC to describe both application and a set of algorithmic IP cores to be incorporated throughout the design flow. Our methodology supports design refinement four main abstraction levels, offers verification techniques at each level and allows the use of EDA coverification tools. The use of C++/SystemC to model all parts of the system provides great flexibility and enables faster simulation compared to existing methodologies. An illustrative case study for wavelet based compression system design shows that our methodology supports efficient algorithmic specification, where IP models can be easily incorporated, modified and simulated in order to quickly evaluate alterna...

• Type: Conference
• Year: 2003
• Where: DATE
• Authors: Adel Baganne, Imed Bennour, Mehrez Elmarzougui, Riadh Gaiech, Eric Martin
• Keywords: Algorithmic Ip Cores, Complex Verification Problems, DATE 2003, Hardware, Methodology Supports Design