Sciweavers

575 search results - page 103 / 115
» Multi-Valued Logic Synthesis
Sort
View
IOLTS
2009
IEEE
231views Hardware» more  IOLTS 2009»
14 years 4 months ago
Designing fault tolerant FSM by nano-PLA
— The paper deals with designing fault tolerant finite state machines (FSMs) by nanoelectronic programmable logic arrays (PLAs). Two main critical parameters of the fault toleran...
Samary Baranov, Ilya Levin, Osnat Keren, Mark G. K...
IPPS
2009
IEEE
14 years 4 months ago
High-level estimation and trade-off analysis for adaptive real-time systems
We propose a novel design estimation method for adaptive streaming applications to be implemented on a partially reconfigurable FPGA. Based on experimental results we enable accu...
Ingo Sander, Jun Zhu, Axel Jantsch, Andreas Herrho...
ICST
2008
IEEE
14 years 4 months ago
On Combining Multi-formalism Knowledge to Select Models for Model Transformation Testing
Testing remains a major challenge for model transformation development. Test models that are used as test data for model transformations, are constrained by various sources of kno...
Sagar Sen, Benoit Baudry, Jean-Marie Mottu
VTS
2007
IEEE
143views Hardware» more  VTS 2007»
14 years 4 months ago
RTL Test Point Insertion to Reduce Delay Test Volume
In this paper, a novel test point insertion methodology is presented for RTL designs that aims to reduce the data volume of scan-based transition delay tests. Test points are iden...
Kedarnath J. Balakrishnan, Lei Fang
AI
2007
Springer
14 years 4 months ago
Constructing a User Preference Ontology for Anti-spam Mail Systems
The judgment that whether an email is spam or non-spam may vary from person to person. Different individuals can have totally different responses to the same email based on their p...
Jongwan Kim, Dejing Dou, Haishan Liu, Donghwi Kwak