Sciweavers

377 search results - page 16 / 76
» Multiple Instruction Stream Processor
Sort
View
ICIP
1994
IEEE
14 years 9 months ago
Adaptive Spline-Wavelet Image Encoding and Real-Time Synthesis
A wavelet-based image-encoding is described which, when used in conjunction with the Di erence Engine (a customdesigned VLSI display processor) allows us to reconstruct an image i...
Patrick Marais, Edwin H. Blake, Alfons A. M. Kuijk
IJES
2008
102views more  IJES 2008»
13 years 7 months ago
Alternative application-specific processor architectures for fast arbitrary bit permutations
Block ciphers are used to encrypt data and provide data confidentiality. For interoperability reasons, it is desirable to support a variety of block ciphers efficiently. Of the bas...
Zhijie Jerry Shi, Xiao Yang, Ruby B. Lee
ICCD
2003
IEEE
104views Hardware» more  ICCD 2003»
14 years 4 months ago
On Reducing Register Pressure and Energy in Multiple-Banked Register Files
The storage for speculative values in superscalar processors is one of the main sources of complexity and power dissipation. In this paper, we present a novel technique to reduce ...
Jaume Abella, Antonio González
ICPP
2009
IEEE
13 years 5 months ago
Thread Merging Schemes for Multithreaded Clustered VLIW Processors
Several multithreading techniques have been proposed to reduce the resource underutilization in Very Long Instruction Word (VLIW) processors. Simultaneous MultiThreading (SMT) is ...
Manoj Gupta, Fermín Sánchez, Josep L...
APCSAC
2001
IEEE
13 years 11 months ago
Exploiting Java Instruction/Thread Level Parallelism with Horizontal Multithreading
Java bytecodes can be executed with the following three methods: a Java interpretor running on a particular machine interprets bytecodes; a Just-In-Time (JIT) compiler translates ...
Kenji Watanabe, Wanming Chu, Yamin Li