Sciweavers

377 search results - page 38 / 76
» Multiple Instruction Stream Processor
Sort
View
MJ
2006
138views more  MJ 2006»
13 years 7 months ago
A CAM-based keyword match processor architecture
This paper demonstrates a keyword match processor capable of performing fast dictionary search with approximate match capability. Using a content addressable memory with processor...
Long Bu, John A. Chandy
NCA
2005
IEEE
14 years 1 months ago
Leveraging the Multiprocessing Capabilities of Modern Network Processors for Cryptographic Acceleration
The Kasumi block cipher provides integrity and confidentiality services for 3G wireless networks, but it also forms a bottleneck due to its computational overhead. Especially in ...
Gunnar Gaubatz, Berk Sunar
FCCM
2006
IEEE
125views VLSI» more  FCCM 2006»
14 years 1 months ago
A Multithreaded Soft Processor for SoPC Area Reduction
The growth in size and performance of Field Programmable Gate Arrays (FPGAs) has compelled System-on-aProgrammable-Chip (SoPC) designers to use soft processors for controlling sys...
Blair Fort, Davor Capalija, Zvonko G. Vranesic, St...
IPPS
2007
IEEE
14 years 2 months ago
On the Power of the Multiple Associative Computing (MASC) Model Related to That of Reconfigurable Bus-Based Models
: The MASC model is a multi-SIMD model that uses control parallelism to coordinate the interaction of data parallel threads. It supports a generalized associative style of parallel...
Mingxian Jin, Johnnie W. Baker
VLDB
1999
ACM
145views Database» more  VLDB 1999»
13 years 12 months ago
DBMSs on a Modern Processor: Where Does Time Go?
Recent high-performance processors employ sophisticated techniques to overlap and simultaneously execute multiple computation and memory operations. Intuitively, these techniques ...
Anastassia Ailamaki, David J. DeWitt, Mark D. Hill...