Sciweavers

377 search results - page 58 / 76
» Multiple Instruction Stream Processor
Sort
View
ASPLOS
2006
ACM
13 years 11 months ago
SlicK: slice-based locality exploitation for efficient redundant multithreading
Transient faults are expected a be a major design consideration in future microprocessors. Recent proposals for transient fault detection in processor cores have revolved around t...
Angshuman Parashar, Anand Sivasubramaniam, Sudhanv...
MICRO
2002
IEEE
97views Hardware» more  MICRO 2002»
14 years 18 days ago
Three extensions to register integration
Register integration (or just integration) is a register renaming discipline that implements instruction reuse via physical register sharing. Initially developed to perform squash...
Vlad Petric, Anne Bracy, Amir Roth
JEC
2006
100views more  JEC 2006»
13 years 7 months ago
RC-SIMD: Reconfigurable communication SIMD architecture for image processing applications
During the last two decades, Single Instruction Multiple Data (SIMD) processors have become important architectures in embedded systems for image processing applications. The main ...
Hamed Fatemi, Bart Mesman, Henk Corporaal, Twan Ba...
SIES
2008
IEEE
14 years 2 months ago
Performance evaluation of a java chip-multiprocessor
—Chip multiprocessing design is an emerging trend for embedded systems. In this paper, we introduce a Java multiprocessor system-on-chip called JopCMP. It is a symmetric shared-m...
Christof Pitter, Martin Schoeberl
CGF
2006
198views more  CGF 2006»
13 years 7 months ago
Real-Time Weighted Pose-Space Deformation on the GPU
WPSD (Weighted Pose Space Deformation) is an example based skinning method for articulated body animation. The per-vertex computation required in WPSD can be parallelized in a SIM...
Taehyun Rhee, John P. Lewis, Ulrich Neumann