Sciweavers

5190 search results - page 87 / 1038
» Multithreaded Parallel Computer Model with Performance Evalu...
Sort
View
ISCA
2000
IEEE
99views Hardware» more  ISCA 2000»
14 years 1 months ago
Transient fault detection via simultaneous multithreading
Smaller feature sizes, reduced voltage levels, higher transistor counts, and reduced noise margins make future generations of microprocessors increasingly prone to transient hardw...
Steven K. Reinhardt, Shubhendu S. Mukherjee
PPOPP
2009
ACM
14 years 9 months ago
A compiler-directed data prefetching scheme for chip multiprocessors
Data prefetching has been widely used in the past as a technique for hiding memory access latencies. However, data prefetching in multi-threaded applications running on chip multi...
Dhruva Chakrabarti, Mahmut T. Kandemir, Mustafa Ka...
CAMAD
2006
IEEE
14 years 24 days ago
On the modelling and performance evaluation of optical burst-switched networks
João Pedro, Jorge Castro, Paulo Monteiro, J...
CLOUDCOM
2010
Springer
13 years 7 months ago
Evaluation of MapReduce for Gridding LIDAR Data
-- The MapReduce programming model, introduced by Google, has become popular over the past few years as a mechanism for processing large amounts of data, using sharednothing parall...
Sriram Krishnan, Chaitanya K. Baru, Christopher J....
TSMC
1998
62views more  TSMC 1998»
13 years 8 months ago
Performance based design of high-level language-directed computer architectures
— This paper is concerned with the analytical modeling of computer architectures to aid in the design of high-level language-directed computer architectures. High-level language-...
Rajendra S. Katti, Mark L. Manwaring