Sciweavers

128 search results - page 6 / 26
» Network Coding for Speedup in Switches
Sort
View
CODES
2007
IEEE
14 years 3 months ago
HySim: a fast simulation framework for embedded software development
Instruction Set Simulation (ISS) is widely used in system evaluation and software development for embedded processors. Despite the significant advancements in the ISS technology,...
Stefan Kraemer, Lei Gao, Jan Weinstock, Rainer Leu...
GPC
2009
Springer
14 years 3 months ago
Efficient Parallelized Network Coding for P2P File Sharing Applications
In this paper, we investigate parallel implementation techniques for network coding to enhance the performance of Peer-to-Peer (P2P) file sharing applications. It is known that net...
Karam Park, Joon-Sang Park, Won Woo Ro
MM
2003
ACM
122views Multimedia» more  MM 2003»
14 years 2 months ago
Layered coding vs. multiple descriptions for video streaming over multiple paths
Abstract. In this paper, we examine the performance of specific implementations of multiple description coding and of layered coding for video streaming over error-prone packet sw...
Jacob Chakareski, Sangeun Han, Bernd Girod
NETWORKING
2007
13 years 10 months ago
Accelerated Packet Placement Architecture for Parallel Shared Memory Routers
Abstract. Parallel shared memory (PSM) routers represent an architectural approach for addressing the high memory bandwidth requirements dictated by output-queued switches. A funda...
Brad Matthews, Itamar Elhanany, Vahid Tabatabaee
ISCAS
2006
IEEE
74views Hardware» more  ISCAS 2006»
14 years 2 months ago
NIUGAP: low latency network interface architecture with Gray code for networks-on-chip
— The implementation of a high-performance network-on-chip (NoC) requires an efficient design for the network interface unit (NIU) that connects the switched network to the IP c...
Daewook Kim, Manho Kim, Gerald E. Sobelman