Sciweavers

264 search results - page 51 / 53
» Network-on-Chip Architecture Exploration Framework
Sort
View
ICCAD
2005
IEEE
127views Hardware» more  ICCAD 2005»
14 years 4 months ago
Hardware synthesis from guarded atomic actions with performance specifications
We present a new hardware synthesis methodology for guarded atomic actions (or rules), which satisfies performance-related scheduling specifications provided by the designer. The ...
Daniel L. Rosenband
CCGRID
2009
IEEE
14 years 2 months ago
The Eucalyptus Open-Source Cloud-Computing System
Cloud computing systems fundamentally provide access to large pools of data and computational resources through a variety of interfaces similar in spirit to existing grid and HPC ...
Daniel Nurmi, Richard Wolski, Chris Grzegorczyk, G...
LCN
2007
IEEE
14 years 1 months ago
Node Connectivity in Vehicular Ad Hoc Networks with Structured Mobility
1 Vehicular Ad hoc NETworks (VANETs) is a subclass of Mobile Ad hoc NETworks (MANETs). However, automotive ad hoc networks will behave in fundamentally different ways than the pred...
Ivan Wang Hei Ho, Kin K. Leung, John W. Polak, Rah...
ICDCS
2006
IEEE
14 years 1 months ago
Interplay of ISPs: Distributed Resource Allocation and Revenue Maximization
The Internet is a hierarchical architecture comprising heterogeneous entities of privately owned infrastructures, where higher level Internet service providers (ISPs) supply conne...
Sam C. M. Lee, Joe W. J. Jiang, John C. S. Lui, Da...
DIGRA
2005
Springer
14 years 1 months ago
Framing Virtual Law
Building on the work of games theorists and virtual world designers, this paper proposes a framework for understanding the real-virtual dichotomy in terms of a series of five fram...
Peter Edelmann