Sciweavers

208 search results - page 24 / 42
» New Directions in Debugging Hardware Designs
Sort
View
ISCAS
2007
IEEE
92views Hardware» more  ISCAS 2007»
14 years 2 months ago
Companding Baseband Switched Capacitor Filters and ADCs for WLAN Applications
— In this paper, system level design techniques for companding baseband switched capacitor (SC) filters for WLAN applications are presented. With companding, no AGC is required ...
Vaibhav Maheshwari, Wouter A. Serdijn, John R. Lon...
DAC
2010
ACM
13 years 12 months ago
Scalable specification mining for verification and diagnosis
Effective system verification requires good specifications. The lack of sufficient specifications can lead to misses of critical bugs, design re-spins, and time-to-market slips. I...
Wenchao Li, Alessandro Forin, Sanjit A. Seshia
DFT
2008
IEEE
103views VLSI» more  DFT 2008»
14 years 3 months ago
Arbitrary Error Detection in Combinational Circuits by Using Partitioning
The paper presents a new technique for designing a concurrently checking combinational circuit. The technique is based on partitioning the circuit into two independent sub-circuit...
Osnat Keren, Ilya Levin, Vladimir Ostrovsky, Beni ...
KBSE
2007
IEEE
14 years 2 months ago
Effective memory protection using dynamic tainting
Programs written in languages that provide direct access to memory through pointers often contain memory-related faults, which may cause non-deterministic failures and even securi...
James A. Clause, Ioannis Doudalis, Alessandro Orso...
CAV
2005
Springer
150views Hardware» more  CAV 2005»
14 years 2 months ago
Reasoning About Threads Communicating via Locks
Abstract. We propose a new technique for the static analysis of concurrent programs comprised of multiple threads. In general, the problem is known to be undecidable even for progr...
Vineet Kahlon, Franjo Ivancic, Aarti Gupta