Sciweavers

73 search results - page 3 / 15
» New Results on Instruction Cache Attacks
Sort
View
ISLPED
2003
ACM
90views Hardware» more  ISLPED 2003»
14 years 19 days ago
Low cost instruction cache designs for tag comparison elimination
Tag comparison elimination (TCE) is an effective approach to reduce I-cache energy. Current research focuses on finding good tradeoffs between hardware cost and percentage of comp...
Youtao Zhang, Jun Yang 0002
WMPI
2004
ACM
14 years 24 days ago
Cache organizations for clustered microarchitectures
Clustered microarchitectures are an effective organization to deal with the problem of wire delays and complexity by partitioning some of the processor resources. The organization ...
José González, Fernando Latorre, Ant...
ASAP
2007
IEEE
133views Hardware» more  ASAP 2007»
13 years 11 months ago
An Efficient Hardware Support for Control Data Validation
Software-based, fine-grain control flow integrity (CFI) validation technique has been proposed to enforce control flow integrity of program execution. By validating every indirect...
Yong-Joon Park, Zhao Zhang, Gyungho Lee
INDOCRYPT
2005
Springer
14 years 27 days ago
Two Algebraic Attacks Against the F-FCSRs Using the IV Mode
This article presents some new results concerning two algebraic attacks against the F-FCSR constructions proposed in [2]. We focus on the parameters of the stream ciphers proposed ...
Thierry P. Berger, Marine Minier
CTRSA
2010
Springer
152views Cryptology» more  CTRSA 2010»
13 years 10 months ago
Differential Cache-Collision Timing Attacks on AES with Applications to Embedded CPUs
This paper proposes a new type of cache-collision timing attacks on software implementations of AES. Our major technique is of differential nature and is based on the internal cryp...
Andrey Bogdanov, Thomas Eisenbarth, Christof Paar,...