Sciweavers

627 search results - page 14 / 126
» Next Generation Architecture for Heterogeneous Embedded Syst...
Sort
View
APCSAC
2001
IEEE
15 years 7 months ago
High-Performance Extendable Instruction Set Computing
In this paper, a new architecture called the extendable instruction set computer (EISC) is introduced that addresses the issues of memory size and performance in embedded micropro...
Heui Lee, Paul Becket, Bill Appelbe
114
Voted
SCOPES
2007
Springer
15 years 9 months ago
Reducing fine-grain communication overhead in multithread code generation for heterogeneous MPSoC
Lisane B. de Brisolara, Sang-Il Han, Xavier Guerin...
126
Voted
GECON
2007
Springer
126views Business» more  GECON 2007»
15 years 9 months ago
GridEcon - The Economic-Enhanced Next-Generation Internet
The major shortcoming of Grid middleware systems is the lack of economic-enhanced Grid services. These new services are necessary in order to let Grid users benefit from the proper...
Jörn Altmann, Costas Courcoubetis, John Darli...
131
Voted
ASPDAC
2000
ACM
92views Hardware» more  ASPDAC 2000»
15 years 7 months ago
Co-synthesis with custom ASICs
- This paper introduces the first hardwarekoftware co-synthesis algorithm that optimizes the implementations of ASICs that are used as processing elements for the embedded systems....
Yuan Xie, Wayne Wolf
113
Voted
DATE
2003
IEEE
122views Hardware» more  DATE 2003»
15 years 8 months ago
A General Framework for Analysing System Properties in Platform-Based Embedded System Designs
We present a framework (Real-Time Calculus) for analysing various system properties pertaining to timing analysis, loads on various components and on-chip buffer memory requiremen...
Samarjit Chakraborty, Simon Künzli, Lothar Th...