ASPDAC 2000 - PDF Preprint Papers

ASPDAC 2000 Asia and South Pacific Design Automation Conference

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ASPDAC-2000 Paper

click to vote

ASPDAC
2000
ACM

172views Hardware» more ASPDAC 2000»

A 16-bit redundant binary multiplier using low-power pass-transistor logic SPL

14 years 4 months ago

Download www.cecs.uci.edu

Hirofumi Sakamoto, Ken'ichiro Uda, Bu-Y. Lee, Hiro...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	172	A 16-bit redundant binary multiplier using low-power pass-transistor logic SPL	claim
2	159	Analytical minimization of half-perimeter wirelength	claim
3	157	An application specific Java processor with reconfigurabilities	claim
4	154	Dynamic weighting Monte Carlo for constrained floorplan designs in mixed signal application	claim
5	133	A VLSI implementation of the blowfish encryption/decryption algorithm	claim
6	131	Reconfigurable synchronized dataflow processor	claim
7	120	Data memory minimization by sharing large size buffers	claim
8	117	Improved algorithms for hypergraph bipartitioning	claim
9	117	A testability metric for path delay faults and its application	claim
10	113	A smart imager for the vision processing front-END	claim
11	112	An introduction to SLDL and Rosetta	claim
12	111	Gate-level aged timing simulation methodology for hot-carrier reliability assurance	claim
13	111	IBAW: an implication-tree based alternative-wiring logic transformation algorithm	claim
14	109	A technique for QoS-based system partitioning	claim
15	108	System-in-package (SIP): challenges and opportunities	claim
16	107	Taiwan foundry for system-in-package (SIP)	claim
17	104	Design of digital neural cell scheduler for intelligent IB-ATM switch	claim
18	102	A hybrid approach for core-based system-level power modeling	claim
19	102	Causality based generation of directed test cases	claim
20	102	Multi-clock path analysis using propositional satisfiability	claim
21	99	Reuse and protection of intellectual property in the SpecC system	claim
22	99	Analysis of power-clocked CMOS with application to the design of energy-recovery circuits	claim
23	99	Symbolic circuit-noise analysis and modeling with determinant decision diagrams	claim
24	98	Modeling and analysis of integrated spiral inductors for RF system-in-package	claim
25	98	A binary image sensor with flexible motion vector detection using block matching method	claim
26	97	Symbolic debugging of globally optimized behavioral specifications	claim
27	97	MMP: a novel placement algorithm for combined macro block and standard cell layout design	claim
28	97	Hierarchical computation of 3-D interconnect capacitance using direct boundary element method	claim
29	96	A programmable built-in self-test core for embedded memories	claim
30	95	SystemC standard	claim
31	95	Retargetable estimation scheme for DSP architecture selection	claim
32	95	FSM decomposition by direct circuit manipulation applied to low power design	claim
33	95	Fair watermarking techniques	claim
34	95	Optimization of VDD and VTH for low-power and high speed applications	claim
35	92	On mixture density and maximum likelihood power estimation via expectation-maximization	claim
36	92	Co-synthesis with custom ASICs	claim
37	92	Genetic algorithm accelerator GAA-II	claim
38	90	KressArray Xplorer: a new CAD environment to optimize reconfigurable datapath array	claim
39	89	Circuit performance oriented device optimization using BSIM3 pre-silicon model parameters	claim
40	86	Low-power design methodology and applications utilizing dual supply voltages	claim
41	83	Monte-Carlo algorithms for layout density control	claim
42	83	A new approach to assembly software retargeting for microcontrollers	claim
43	83	Hardware-software cosynthesis for run-time incrementally reconfigurable FPGAs	claim
44	83	Low-power design of sequential circuits using a quasi-synchronous derived clock	claim
45	82	A non-scan DFT method at register-transfer level to achieve complete fault efficiency	claim
46	81	A scheduling and allocation method to reduce data transfer time by dynamic reconfiguration	claim
47	80	An interleaved dual-battery power supply for battery-operated electronics	claim
48	79	VLSI implementation of rake receiver for IS-95 CDMA Testbed using FPGA	claim
49	78	A sigma-delta modulation based BIST scheme for mixed-signal circuits	claim
50	77	Compact yet high performance (CyHP) library for short time-to-market with new technologies	claim
51	75	Exact minimization of fixed polarity Reed-Muller expressions for incompletely specified functions	claim
52	74	High performance of short-channel MOSFETs due to an elevated central-channel doping	claim
53	73	Timing closure: the solution and its problems	claim
54	71	Self-reforming routing for stochastic search in VLSI interconnection layout	claim
55	68	Three parameters to find functional decompositions	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers