Sciweavers

1387 search results - page 221 / 278
» Next generation CiteSeer
Sort
View
ASPLOS
2011
ACM
13 years 17 days ago
Hybrid NOrec: a case study in the effectiveness of best effort hardware transactional memory
Transactional memory (TM) is a promising synchronization mechanism for the next generation of multicore processors. Best-effort Hardware Transactional Memory (HTM) designs, such a...
Luke Dalessandro, François Carouge, Sean Wh...
POPL
2011
ACM
12 years 11 months ago
Mathematizing C++ concurrency
Shared-memory concurrency in C and C++ is pervasive in systems programming, but has long been poorly defined. This motivated an ongoing shared effort by the standards committees ...
Mark Batty, Scott Owens, Susmit Sarkar, Peter Sewe...
EMSOFT
2011
Springer
12 years 8 months ago
Synthesis of optimal switching logic for hybrid systems
Given a multi-modal dynamical system, optimal switching logic synthesis involves generating conditions for switching between the system modes such that the resulting hybrid system...
Susmit Jha, Sanjit A. Seshia, Ashish Tiwari
CHI
2002
ACM
14 years 9 months ago
CHI@20: fighting our way from marginality to power
The Special Interest Group on Computer Human Interaction (SIGCHI) has had a successful history of 20 years of growth in its numbers and influence. To help guide the continued evol...
Ben Shneiderman, Stuart K. Card, Donald A. Norman,...
VLSID
2002
IEEE
142views VLSI» more  VLSID 2002»
14 years 9 months ago
Address Code and Arithmetic Optimizations for Embedded Systems
An important class of problems used widely in both the embedded systems and scientific domains perform memory intensive computations on large data sets. These data sets get to be ...
J. Ramanujam, Satish Krishnamurthy, Jinpyo Hong, M...