Sciweavers

58 search results - page 8 / 12
» Oblivious Parallel RAM and Applications
Sort
View
SASP
2008
IEEE
101views Hardware» more  SASP 2008»
14 years 4 months ago
Custom Processor Core Construction from C Code
—In this paper we present a method for construction of application specific processor cores from a given C code. Our approach consists of three phases. We start by quantifying t...
Jelena Trajkovic, Daniel D. Gajski
SIGMETRICS
2011
ACM
178views Hardware» more  SIGMETRICS 2011»
13 years 4 months ago
Should we worry about memory loss?
In recent years the High Performance Computing (HPC) industry has benefited from the development of higher density multi-core processors. With recent chips capable of executing u...
O. Perks, Simon D. Hammond, S. J. Pennycook, Steph...
FPL
2010
Springer
148views Hardware» more  FPL 2010»
13 years 7 months ago
FEM: A Step Towards a Common Memory Layout for FPGA Based Accelerators
FPGA devices are mostly utilized for customized application designs with heavily pipelined and aggressively parallel computations. However, little focus is normally given to the FP...
Muhammad Shafiq, Miquel Pericàs, Nacho Nava...
HIPC
2000
Springer
14 years 1 months ago
Improving Offset Assignment on Embedded Processors Using Transformations
Embedded systems consisting of the application program ROM, RAM, the embedded processor core and any custom hardware on a single wafer are becoming increasingly common in areas suc...
Sunil Atri, J. Ramanujam, Mahmut T. Kandemir
DCOSS
2011
Springer
12 years 9 months ago
Compiling business process models for sensor networks
—Wireless sensor networks are increasingly being used to improve business processes. The behavior of such a process is usually captured in models while its implementation is typi...
Alexandra Caracas, Alexander Bernauer