Sciweavers

4 search results - page 1 / 1
» On Deadlock Frequency during Dynamic Reconfiguration in NOWs
Sort
View
EUROPAR
2001
Springer
14 years 3 months ago
On Deadlock Frequency during Dynamic Reconfiguration in NOWs
Lorenzo Fernández, José M. Garc&iacu...
DATE
2002
IEEE
84views Hardware» more  DATE 2002»
14 years 3 months ago
Highly Scalable Dynamically Reconfigurable Systolic Ring-Architecture for DSP Applications
Microprocessors are today getting more and more inefficient for a growing range of applications. Its principles -The Von Neumann paradigm[3]- based on the sequential execution of ...
Gilles Sassatelli, Lionel Torres, Pascal Benoit, T...
PACS
2000
Springer
99views Hardware» more  PACS 2000»
14 years 2 months ago
Dynamically Reconfiguring Processor Resources to Reduce Power Consumption in High-Performance Processors
Power dissipation is a major concern not only for portable systems, but also for high-performance systems. In the past, energy consumption and processor heating was reduced mainly...
Roberto Maro, Yu Bai, R. Iris Bahar
DATE
2005
IEEE
152views Hardware» more  DATE 2005»
14 years 4 months ago
Design of Fault-Tolerant and Dynamically-Reconfigurable Microfluidic Biochips
Technology Roadmap for Semiconductors (ITRS) clearly identifies the integration of electrochemical and electrobiological techniques as one of the system-level design challenges tha...
Fei Su, Krishnendu Chakrabarty