Sciweavers

1187 search results - page 205 / 238
» On Modeling Cross-Talk Faults
Sort
View
MTV
2006
IEEE
98views Hardware» more  MTV 2006»
14 years 2 months ago
Directed Micro-architectural Test Generation for an Industrial Processor: A Case Study
Simulation-based validation of the current industrial processors typically use huge number of test programs generated at instruction set architecture (ISA) level. However, archite...
Heon-Mo Koo, Prabhat Mishra, Jayanta Bhadra, Magdy...
PADS
2006
ACM
14 years 2 months ago
Aurora: An Approach to High Throughput Parallel Simulation
A master/worker paradigm for executing large-scale parallel discrete event simulation programs over networkenabled computational resources is proposed and evaluated. In contrast t...
Alfred Park, Richard M. Fujimoto
ISCA
2005
IEEE
101views Hardware» more  ISCA 2005»
14 years 2 months ago
Virtualizing Transactional Memory
Writing concurrent programs is difficult because of the complexity of ensuring proper synchronization. Conventional lock-based synchronization suffers from wellknown limitations, ...
Ravi Rajwar, Maurice Herlihy, Konrad K. Lai
DSN
2003
IEEE
14 years 1 months ago
On the Design of Robust Integrators for Fail-Bounded Control Systems
This paper describes the design and evaluation of a robust integrator for software-implemented control systems. The integrator is constructed as a generic component in the Simulin...
Jonny Vinter, Andréas Johansson, Peter Folk...
IEEEAMS
2003
IEEE
14 years 1 months ago
Programming Systems for Autonomy
This paper describes a new approach to programming autonomic systems. Autonomic functions are integrated into element objects at design time using a special language called JSpoon...
Alexander V. Konstantinou, Yechiam Yemini