12950 search results - page 84 / 2590 » On Optimal Timed Strategies |
90
Voted
ISCIS
2004
Springer
15 years 9 months ago
2004
Springer
91
Voted
ISORC
2002
IEEE
15 years 8 months ago
2002
IEEE
134
Voted
IPPS
1997
IEEE
15 years 7 months ago
1997
IEEE
This paper presents a compile-time scheme for partitioning non-rectangular loop nests which consist of inner loops whose bounds depend on the index of the outermost, parallel loop...
104
Voted
DAC
1996
ACM
15 years 7 months ago
1996
ACM
Superscalar processor developers are creatively leveraging best-in-class design verification tools to meet narrow market windows. Accelerated simulation is especially useful owing...