Sciweavers

3653 search results - page 707 / 731
» On Recognizable Timed Languages
Sort
View
CODES
2004
IEEE
14 years 2 months ago
Operation tables for scheduling in the presence of incomplete bypassing
Register bypassing is a powerful and widely used feature in modern processors to eliminate certain data hazards. Although complete bypassing is ideal for performance, bypassing ha...
Aviral Shrivastava, Eugene Earlie, Nikil D. Dutt, ...
DAWAK
2006
Springer
14 years 2 months ago
A Versioning Management Model for Ontology-Based Data Warehouses
More and more integration systems use ontologies to solve the problem of semantic heterogeneities between autonomous databases. To automate the integration process, a number of the...
Dung Nguyen Xuan, Ladjel Bellatreche, Guy Pierra
ERCIMDL
2006
Springer
183views Education» more  ERCIMDL 2006»
14 years 2 months ago
Design of a Cross-Media Indexing System
There is a lack of an integrated technology that will increase effective usage of the vast and heterogeneous multi-lingual and multimedia digital content. The need is being express...
Murat Yakici, Fabio Crestani
GECCO
2006
Springer
210views Optimization» more  GECCO 2006»
14 years 2 months ago
Clustering the heap in multi-threaded applications for improved garbage collection
Garbage collection can be a performance bottleneck in large distributed, multi-threaded applications. Applications may produce millions of objects during their lifetimes and may i...
Myra B. Cohen, Shiu Beng Kooi, Witawas Srisa-an
FPGA
2000
ACM
177views FPGA» more  FPGA 2000»
14 years 2 months ago
Automatic generation of FPGA routing architectures from high-level descriptions
In this paper we present a "high-level" FPGA architecture description language which lets FPGA architects succinctly and quickly describe an FPGA routing architecture. W...
Vaughn Betz, Jonathan Rose