1529 search results - page 96 / 306 » On Timing Analysis of Combinational Circuits |
168
click to vote
IEEEPACT
2009
IEEE
15 years 2 months ago
2009
IEEE
Transactional memory is being advanced as an alternative to traditional lock-based synchronization for concurrent programming. Transactional memory simplifies the programming mode...
229
click to vote
ITC
2003
IEEE
15 years 10 months ago
2003
IEEE
This paper describes a new post-silicon validation problem for diagnosing systematic timing errors. We illustrate the differences between timing validation and the traditional log...
148
click to vote
RSP
2003
IEEE
15 years 10 months ago
2003
IEEE
This paper addresses the need for systematic verification of timing properties of real-time prototypes, which consist of timing constraints that must be satisfied at any given tim...
117
click to vote
TVLSI
2008
15 years 4 months ago
2008
With aggressive scaling down of feature sizes in VLSI fabrication, process variation has become a critical issue in designs. We show that two necessary conditions for the "Max...
131
click to vote
TODAES
2002
15 years 4 months ago
2002
ct Cross-coupled noise analysis has become a critical concern in today's VLSI designs. Typically, noise analysis makes an assumption that all aggressing nets can simultaneousl...