Sciweavers

2674 search results - page 477 / 535
» On architecture transparency in operating systems
Sort
View
UM
2009
Springer
14 years 4 months ago
Performance Evaluation of a Privacy-Enhancing Framework for Personalized Websites
Abstract. Reconciling personalization with privacy has been a continuing interest in the user modeling community. In prior work, we proposed a dynamic privacy-enhancing user modeli...
Yang Wang 0005, Alfred Kobsa
CASES
2009
ACM
14 years 4 months ago
CheckerCore: enhancing an FPGA soft core to capture worst-case execution times
Embedded processors have become increasingly complex, resulting in variable execution behavior and reduced timing predictability. On such processors, safe timing specifications e...
Jin Ouyang, Raghuveer Raghavendra, Sibin Mohan, Ta...
MOBIDE
2009
ACM
14 years 4 months ago
Toward context and preference-aware location-based services
The explosive growth of location-detection devices, wireless communications, and mobile databases has resulted in the realization of location-based services as commercial products...
Mohamed F. Mokbel, Justin J. Levandoski
IPPS
2007
IEEE
14 years 4 months ago
Load Miss Prediction - Exploiting Power Performance Trade-offs
— Modern CPUs operate at GHz frequencies, but the latencies of memory accesses are still relatively large, in the order of hundreds of cycles. Deeper cache hierarchies with large...
Konrad Malkowski, Greg M. Link, Padma Raghavan, Ma...
LCTRTS
2007
Springer
14 years 4 months ago
Addressing instruction fetch bottlenecks by using an instruction register file
The Instruction Register File (IRF) is an architectural extension for providing improved access to frequently occurring instructions. An optimizing compiler can exploit an IRF by ...
Stephen Roderick Hines, Gary S. Tyson, David B. Wh...