Sciweavers

88 search results - page 16 / 18
» On load latency in low-power caches
Sort
View
MICRO
2000
IEEE
176views Hardware» more  MICRO 2000»
13 years 7 months ago
An Advanced Optimizer for the IA-64 Architecture
level of abstraction, compared with the program representation for scalar optimizations. For example, loop unrolling and loop unrolland-jam transformations exploit the large regist...
Rakesh Krishnaiyer, Dattatraya Kulkarni, Daniel M....
PVLDB
2011
12 years 10 months ago
Albatross: Lightweight Elasticity in Shared Storage Databases for the Cloud using Live Data Migration
Database systems serving cloud platforms must serve large numbers of applications (or tenants). In addition to managing tenants with small data footprints, different schemas, and ...
Sudipto Das, Shoji Nishimura, Divyakant Agrawal, A...
SOSP
2001
ACM
14 years 4 months ago
Wide-Area Cooperative Storage with CFS
The Cooperative File System (CFS) is a new peer-to-peer readonly storage system that provides provable guarantees for the efficiency, robustness, and load-balance of file storag...
Frank Dabek, M. Frans Kaashoek, David R. Karger, R...
HPCA
2001
IEEE
14 years 7 months ago
Speculative Data-Driven Multithreading
Mispredicted branches and loads that miss in the cache cause the majority of retirement stalls experienced by sequential processors; we call these critical instructions. Despite t...
Amir Roth, Gurindar S. Sohi
HPCA
1998
IEEE
13 years 11 months ago
The Impact of Data Transfer and Buffering Alternatives on Network Interface Design
The explosive growth in the performance of microprocessors and networks has created a new opportunity to reduce the latency of fine-grain communication. Microprocessor clock speed...
Shubhendu S. Mukherjee, Mark D. Hill