Sciweavers

315 search results - page 12 / 63
» On reducing load store latencies of cache accesses
Sort
View
SC
2004
ACM
14 years 1 months ago
Big Wins with Small Application-Aware Caches
Large datasets, on the order of GB and TB, are increasingly common as abundant computational resources allow practitioners to collect, produce and store data at higher rates. As d...
Julio C. López, David R. O'Hallaron, Tianka...
MICRO
2008
IEEE
111views Hardware» more  MICRO 2008»
14 years 1 months ago
Reducing the harmful effects of last-level cache polluters with an OS-level, software-only pollute buffer
It is well recognized that LRU cache-line replacement can be ineffective for applications with large working sets or non-localized memory access patterns. Specifically, in lastle...
Livio Soares, David K. Tam, Michael Stumm
MICRO
2000
IEEE
80views Hardware» more  MICRO 2000»
13 years 12 months ago
Silent stores for free
Silent store instructions write values that exactly match the values that are already stored at the memory address that is being written. A recent study reveals that significant ...
Kevin M. Lepak, Mikko H. Lipasti
MOBICOM
2004
ACM
14 years 1 months ago
Reducing MAC layer handoff latency in IEEE 802.11 wireless LANs
With the growth of IEEE 802.11-based wireless LANs, VoIP and similar applications are now commonly used over wireless networks. Mobile station performs a handoff whenever it move...
Sangho Shin, Andrea G. Forte, Anshuman Singh Rawat...
ASIAMS
2008
IEEE
14 years 2 months ago
Intelligent Web Caching Using Neurocomputing and Particle Swarm Optimization Algorithm
Web caching is a technology for improving network traffic on the internet. It is a temporary storage of Web objects (such as HTML documents) for later retrieval. There are three s...
Sarina Sulaiman, Siti Mariyam Hj. Shamsuddin, Fadn...