Sciweavers

315 search results - page 47 / 63
» On reducing load store latencies of cache accesses
Sort
View
PPOPP
2009
ACM
14 years 8 months ago
A compiler-directed data prefetching scheme for chip multiprocessors
Data prefetching has been widely used in the past as a technique for hiding memory access latencies. However, data prefetching in multi-threaded applications running on chip multi...
Dhruva Chakrabarti, Mahmut T. Kandemir, Mustafa Ka...
JIPS
2006
126views more  JIPS 2006»
13 years 7 months ago
TASL: A Traffic-Adapted Sleep/Listening MAC Protocol for Wireless Sensor Network
In this paper, we proposed a MAC protocol, which can dynamically adjust Listening/Sleeping time rate of wireless sensor nodes according to data traffic load. In sensor networks, se...
Yuan Yang, Zhen Fu, Tae-Seok Lee, Myong-Soon Park
COLCOM
2009
IEEE
14 years 9 days ago
Efficient dissemination of personalized video content in resource-constrained environments
— Video streaming on mobile devices such as PDA’s, laptop PCs, pocket PCs and cell phones is becoming increasingly popular. These mobile devices are typically constrained by th...
Piyush Parate, Lakshmish Ramaswamy, Suchendra M. B...
ISCA
2009
IEEE
148views Hardware» more  ISCA 2009»
14 years 2 months ago
Memory mapped ECC: low-cost error protection for last level caches
This paper presents a novel technique, Memory Mapped ECC, which reduces the cost of providing error correction for SRAM caches. It is important to limit such overheads as processo...
Doe Hyun Yoon, Mattan Erez
VCIP
2000
124views Communications» more  VCIP 2000»
13 years 9 months ago
Rendering of 3D-wavelet-compressed concentric mosaic scenery with progressive inverse wavelet synthesis (PIWS)
The concentric mosaics offer a quick solution to the construction and navigation of a virtual environment. To reduce the vast data amount of the concentric mosaics, a compression ...
Yunnan Wu, Lin Luo, Jin Li, Ya-Qin Zhang