Sciweavers

315 search results - page 53 / 63
» On reducing load store latencies of cache accesses
Sort
View
HPCA
2005
IEEE
14 years 1 months ago
Microarchitectural Wire Management for Performance and Power in Partitioned Architectures
Future high-performance billion-transistor processors are likely to employ partitioned architectures to achieve high clock speeds, high parallelism, low design complexity, and low...
Rajeev Balasubramonian, Naveen Muralimanohar, Kart...
DSN
2005
IEEE
14 years 1 months ago
Engineering Over-Clocking: Reliability-Performance Trade-Offs for High-Performance Register Files
Register files are in the critical path of most high-performance processors and their latency is one of the most important factors that limit their size. Our goal is to develop er...
Gokhan Memik, Masud H. Chowdhury, Arindam Mallik, ...
FAST
2010
13 years 10 months ago
I/O Deduplication: Utilizing Content Similarity to Improve I/O Performance
Duplication of data in storage systems is becoming increasingly common. We introduce I/O Deduplication, a storage optimization that utilizes content similarity for improving I/O p...
Ricardo Koller, Raju Rangaswami
CGF
2011
12 years 11 months ago
SQuad: Compact Representation for Triangle Meshes
The SQuad data structure represents the connectivity of a triangle mesh by its “S table” of about 2 rpt (integer references per triangle). Yet it allows for a simple implement...
Topraj Gurung, Daniel E. Laney, Peter Lindstrom, J...
ICMCS
1995
IEEE
157views Multimedia» more  ICMCS 1995»
13 years 11 months ago
A Scalable Video-on-Demand Service for the Provision of VCR-Like Functions
– One approach to supporting continuous media traffic is via resource reservation at connection establishment time. The shortcomings of this approach are the lack of flexibility...
Huang-Jen Chen, A. Krishnamurthy, Thomas D. C. Lit...