Sciweavers

96 search results - page 20 / 20
» On test coverage of path delay faults
Sort
View
ISLPED
2007
ACM
92views Hardware» more  ISLPED 2007»
14 years 12 days ago
Variable-latency adder (VL-adder): new arithmetic circuit design practice to overcome NBTI
Negative bias temperature instability (NBTI) has become a dominant reliability concern for nanoscale PMOS transistors. In this paper, we propose variable-latency adder (VL-adder) ...
Yiran Chen, Hai Li, Jing Li, Cheng-Kok Koh