Sciweavers

2040 search results - page 126 / 408
» On the Complexity of Error Explanation
Sort
View
VLSID
2002
IEEE
152views VLSI» more  VLSID 2002»
14 years 9 months ago
Verification of an Industrial CC-NUMA Server
Directed test program-based verification or formal verification methods are usually quite ineffective on large cachecoherent, non-uniform memory access (CC-NUMA) multiprocessors b...
Rajarshi Mukherjee, Yozo Nakayama, Toshiya Mima
STOC
2002
ACM
107views Algorithms» more  STOC 2002»
14 years 9 months ago
Quantum lower bound for the collision problem
The collision problem is to decide whether a function X : {1, . . . , n} {1, . . . , n} is one-to-one or two-to-one, given that one of these is the case. We show a lower bound of...
Scott Aaronson
SOSP
2003
ACM
14 years 6 months ago
RacerX: effective, static detection of race conditions and deadlocks
This paper describes RacerX, a static tool that uses flowsensitive, interprocedural analysis to detect both race conditions and deadlocks. It is explicitly designed to find erro...
Dawson R. Engler, Ken Ashcraft
DATE
2009
IEEE
143views Hardware» more  DATE 2009»
14 years 4 months ago
Dimensioning heterogeneous MPSoCs via parallelism analysis
—In embedded computing we face a continuously growing algorithm complexity combined with a constantly rising number of applications running on a single system. Multi-core systems...
Bastian Ristau, Torsten Limberg, Oliver Arnold, Ge...
ETS
2007
IEEE
105views Hardware» more  ETS 2007»
14 years 3 months ago
Communication-Centric SoC Debug Using Transactions
— The growth in System-on-Chip complexity puts pressure on system verification. Due to limitations in the pre-silicon verification process, errors in hardware and software slip...
Bart Vermeulen, Kees Goossens, Remco van Steeden, ...