281 search results - page 30 / 57 » On the Hardware Implementation Cost of Crypto-Processors Arc... |
ISCAS
2005
IEEE
14 years 1 months ago
2005
IEEE
—This paper proposes a programmable geometry engine (GE) reducing the expensive internal buffers and register files of the conventional programmable GEs and sharing datapaths of ...
ISCA
2008
IEEE
14 years 2 months ago
2008
IEEE
As CMOS technology scales and more transistors are packed on to the same chip, soft error reliability has become an increasingly important design issue for processors. Prior resea...
ATS
1998
IEEE
13 years 12 months ago
1998
IEEE
This paper presents a new effective Built-In Self Test (BIST) scheme that achieves 100% fault coverage with low area overhead, and without any modification of the circuit under tes...
DATE
2007
IEEE
14 years 2 months ago
2007
IEEE
Partitioning a memory into multiple blocks that can be independently accessed is a widely used technique to reduce its dynamic power. For embedded systems, its benefits can be ev...
EMSOFT
2007
Springer
14 years 1 months ago
2007
Springer
We address the problem of mapping a set of processes which communicate synchronously on a distributed platform. The Time Triggered Architecture (TTA) proposed by Kopetz for the co...