Sciweavers

281 search results - page 41 / 57
» On the Hardware Implementation Cost of Crypto-Processors Arc...
Sort
View
VLSID
2006
IEEE
158views VLSI» more  VLSID 2006»
14 years 1 months ago
Programmable LDPC Decoder Based on the Bubble-Sort Algorithm
Low density parity check (LDPC) codes are one of the most powerful error correcting codes known. Recent research have pointed out their potential for a low cost, low latency hardw...
Rohit Singhal, Gwan S. Choi, Rabi N. Mahapatra
FTCS
1998
77views more  FTCS 1998»
13 years 9 months ago
Strong Partitioning Protocol for a Multiprocessor VME System
The trend in implementing today's embedded applications is toward the use of commercial-off-the-shelf open architecture. Reducing costs and facilitating systems integration a...
Mohamed F. Younis, Jeffrey X. Zhou, Mohamed Abouta...
ECMDAFA
2010
Springer
132views Hardware» more  ECMDAFA 2010»
13 years 7 months ago
An Integrated Facet-Based Library for Arbitrary Software Components
Reuse is an important means of reducing costs and effort during the development of complex software systems. A major challenge is to find suitable components in a large library wit...
Matthias Schmidt, Jan Polowinski, Jendrik Johannes...
ICT
2004
Springer
131views Communications» more  ICT 2004»
14 years 1 months ago
Fairness and Protection Behavior of Resilient Packet Ring Nodes Using Network Processors
The Resilient Packet Ring IEEE 802.17 is an evolving standard for the construction of Local and Metropolitan Area Networks. The RPR protocol scales to the demands of future packet ...
Andreas Kirstädter, Axel Hof, Walter Meyer, E...
SIGCOMM
2009
ACM
14 years 2 months ago
VL2: a scalable and flexible data center network
To be agile and cost effective, data centers should allow dynamic resource allocation across large server pools. In particular, the data center network should enable any server to...
Albert G. Greenberg, James R. Hamilton, Navendu Ja...