Sciweavers

305 search results - page 36 / 61
» On the Power of Networks of Evolutionary Processors
Sort
View
ICCD
2002
IEEE
113views Hardware» more  ICCD 2002»
14 years 4 months ago
System-Architectures for Sensor Networks Issues, Alternatives, and Directions
Our goal is to identify the key architectural and design issues related to Sensor Networks (SNs), evaluate the proposed solutions, and to outline the most challenging research dir...
Jessica Feng, Farinaz Koushanfar, Miodrag Potkonja...
DATE
2007
IEEE
97views Hardware» more  DATE 2007»
14 years 2 months ago
Systematic comparison between the asynchronous and the multi-synchronous implementations of a network on chip architecture
In this paper we present a systematic comparison between two different implementations of a distributed Network on Chip: fully asynchronous and multi-synchronous. The NoC architec...
Abbas Sheibanyrad, Ivan Miro Panades, Alain Greine...
EH
2004
IEEE
163views Hardware» more  EH 2004»
13 years 11 months ago
Towards Evolvable Analog Artificial Neural Networks Controllers
This work deals with the design of analog circuits for Artificial Neural Networks (ANNs) controllers using an Evolvable Hardware (EHW) platform. ANNs are massively parallel system...
José Franco Machado do Amaral, Jorge Lu&iac...
ICC
2007
IEEE
14 years 2 months ago
On the Capacity of Cellular Networks with Global LMMSE Receiver
Abstract— Frequency planning is a common intercell interference (ICI) management strategy in narrowband cellular networks. In this paper, we consider an alternative approach that...
Boon Loong Ng, Jamie S. Evans, Stephen V. Hanly
IPPS
2006
IEEE
14 years 1 months ago
Parallel implementation of a quartet-based algorithm for phylogenetic analysis
This paper describes a parallel implementation of our recently developed algorithm for phylogenetic analysis on the IBM BlueGene/L cluster [15]. This algorithm constructs evolutio...
Bing Bing Zhou, Daniel Chu, Monther Tarawneh, Ping...