Sciweavers

5942 search results - page 6 / 1189
» On the Processing of Decimated Signals
Sort
View
ICIP
2003
IEEE
14 years 9 months ago
Optimal framework for low bit-rate block coders
Block coders are among the most common compression tools available for still images and video sequences. Their low computational complexity along with their good performance make ...
Yaakov Tsaig, Michael Elad, Gene H. Golub, Peyman ...
FPL
2006
Springer
169views Hardware» more  FPL 2006»
13 years 11 months ago
An FPGA-Based Electronic Cochlea with Dual Fixed-Point Arithmetic
An improved FPGA implementation of an electronic cochlea filter is presented. We show that by using decimation, the computations of the electronic cochlea can be reduced. Furtherm...
C. K. Wong, Philip Heng Wai Leong
ISCA
2003
IEEE
212views Hardware» more  ISCA 2003»
14 years 1 months ago
A Performance Analysis of PIM, Stream Processing, and Tiled Processing on Memory-Intensive Signal Processing Kernels
Trends in microprocessors of increasing die size and clock speed and decreasing feature sizes have fueled rapidly increasing performance. However, the limited improvements in DRAM...
Jinwoo Suh, Eun-Gyu Kim, Stephen P. Crago, Lakshmi...
ISVLSI
2006
IEEE
104views VLSI» more  ISVLSI 2006»
14 years 1 months ago
Adaptive Signal Processing in Mixed-Signal VLSI with Anti-Hebbian Learning
We describe analog and mixed-signal primitives for implementing adaptive signal-processing algorithms in VLSI based on anti-Hebbian learning. Both on-chip calibration techniques a...
Miguel Figueroa, Esteban Matamala, Gonzalo Carvaja...