Sciweavers

184 search results - page 5 / 37
» On the power of hardware transactional memory to simplify me...
Sort
View
PPOPP
2009
ACM
14 years 8 months ago
An efficient transactional memory algorithm for computing minimum spanning forest of sparse graphs
Due to power wall, memory wall, and ILP wall, we are facing the end of ever increasing single-threaded performance. For this reason, multicore and manycore processors are arising ...
Seunghwa Kang, David A. Bader
SIGOPS
2010
108views more  SIGOPS 2010»
13 years 6 months ago
Cloud-TM: harnessing the cloud with distributed transactional memories
One of the main challenges to harness the potential of Cloud computing is the design of programming models that simplify the development of large-scale parallel applications and t...
Paolo Romano, Luís Rodrigues, Nuno Carvalho...
ICCD
2006
IEEE
143views Hardware» more  ICCD 2006»
14 years 4 months ago
Improving Power and Data Efficiency with Threaded Memory Modules
—The technique of module-threading utilizes standard DDR DRAM components to build modified memory modules. These modified modules incorporate one or more additional control signa...
Frederick A. Ware, Craig Hampel
HPCA
2011
IEEE
12 years 11 months ago
Bloom Filter Guided Transaction Scheduling
Contention management is an important design component to a transactional memory system. Without effective contention management to ensure forward progress, a transactional memory...
Geoffrey Blake, Ronald G. Dreslinski, Trevor N. Mu...
MICRO
2008
IEEE
109views Hardware» more  MICRO 2008»
14 years 1 months ago
Dependence-aware transactional memory for increased concurrency
—Transactional memory (TM) is a promising paradigm for helping programmers take advantage of emerging multicore platforms. Though they perform well under low contention, hardware...
Hany E. Ramadan, Christopher J. Rossbach, Emmett W...