Sciweavers

48 search results - page 7 / 10
» On-Chip Test Infrastructure Design for Optimal Multi-Site Te...
Sort
View
IAT
2010
IEEE
13 years 6 months ago
4s-reasoner: RDFS Backward Chained Reasoning Support in 4store
This paper describes the design and implementation of backward chained clustered RDFS reasoning in 4store. The system presented, called "4s-reasoner", adds no overhead t...
Manuel Salvadores, Gianluca Correndo, Tope Omitola...
CODES
2010
IEEE
13 years 5 months ago
Hardware/software optimization of error detection implementation for real-time embedded systems
This paper presents an approach to system-level optimization of error detection implementation in the context of fault-tolerant realtime distributed embedded systems used for safe...
Adrian Lifa, Petru Eles, Zebo Peng, Viacheslav Izo...
JIRS
2007
229views more  JIRS 2007»
13 years 8 months ago
Unmanned Vehicle Controller Design, Evaluation and Implementation: From MATLAB to Printed Circuit Board
A detailed step-by-step approach is presented to optimize, standardize, and automate the process of unmanned vehicle controller design, evaluation, validation and verification, fol...
Daniel Ernst, Kimon P. Valavanis, Richard Garcia, ...
VLSID
1998
IEEE
116views VLSI» more  VLSID 1998»
14 years 24 days ago
Synthesis of Testable RTL Designs
With several commercial tools becoming available, the high-level synthesis of applicationspeci c integrated circuits is nding wide spread acceptance in VLSI industry today. Existi...
C. P. Ravikumar, Sumit Gupta, Akshay Jajoo
ANCS
2011
ACM
12 years 8 months ago
ReClick - A Modular Dataplane Design Framework for FPGA-Based Network Virtualization
Network virtualization has emerged as a powerful technique to deploy novel services and experimental protocols over shared network infrastructures. Although recent research has hi...
Deepak Unnikrishnan, Justin Lu, Lixin Gao, Russell...