Sciweavers

186 search results - page 11 / 38
» Optimal Hardware Software Partitioning for Concurrent Specif...
Sort
View
DAC
2004
ACM
14 years 9 months ago
Dynamic FPGA routing for just-in-time FPGA compilation
Just-in-time (JIT) compilation has previously been used in many applications to enable standard software binaries to execute on different underlying processor architectures. Howev...
Roman L. Lysecky, Frank Vahid, Sheldon X.-D. Tan
ASPDAC
2007
ACM
115views Hardware» more  ASPDAC 2007»
14 years 12 days ago
Model-based Programming Environment of Embedded Software for MPSoC
- A noble model-based programming environment of embedded software for MPSoC is proposed. By defining a common intermediate code (CIC), it separates modeling of the software and im...
Soonhoi Ha
CAV
2009
Springer
184views Hardware» more  CAV 2009»
14 years 9 months ago
Monotonic Partial Order Reduction: An Optimal Symbolic Partial Order Reduction Technique
Abstract. We present a new technique called Monotonic Partial Order Reduction (MPOR) that effectively combines dynamic partial order reduction with symbolic state space exploration...
Vineet Kahlon, Chao Wang, Aarti Gupta
MAM
2007
157views more  MAM 2007»
13 years 8 months ago
Executing large algorithms on low-capacity FPGAs using flowpath partitioning and runtime reconfiguration
This paper describes a new method of executing a software program on an FPGA for embedded systems. Rather than combine reconfigurable logic with a microprocessor core, this method...
Darrin M. Hanna, Michael DuChene
TAP
2009
Springer
178views Hardware» more  TAP 2009»
14 years 3 months ago
Dynamic Symbolic Execution for Testing Distributed Objects
Abstract. This paper extends dynamic symbolic execution to distributed and concurrent systems. Dynamic symbolic execution can be used in software testing to systematically identify...
Andreas Griesmayer, Bernhard K. Aichernig, Einar B...