Sciweavers

378 search results - page 28 / 76
» Optimal integrated code generation for VLIW architectures
Sort
View
ENTCS
2002
166views more  ENTCS 2002»
13 years 8 months ago
Translation and Run-Time Validation of Optimized Code
The paper presents approaches to the validation of optimizing compilers. The emphasis is on aggressive and architecture-targeted optimizations which try to obtain the highest perf...
Lenore D. Zuck, Amir Pnueli, Yi Fang, Benjamin Gol...
ATAL
2004
Springer
14 years 1 months ago
Applying Distributed Adaptive Optimization to Digital Car Body Development
Abstract. Companies in today’s automotive industry are under immense competitive pressure to reduce the length of their product development cycle from initial concept to begin of...
Sven Brueckner, Richard Gerth
ITCC
2005
IEEE
14 years 2 months ago
ASIC Implementation of a Unified Hardware Architecture for Non-Key Based Cryptographic Hash Primitives
Hash algorithms are a class of cryptographic primitives used for fulfilling the requirements of integrity and authentication in cryptography. In this paper, we propose and present...
T. S. Ganesh, T. S. B. Sudarshan
CODES
2004
IEEE
14 years 5 days ago
Multi-objective mapping for mesh-based NoC architectures
In this paper we present an approach to multi-objective exploration of the mapping space of a mesh-based network-on-chip architecture. Based on evolutionary computing techniques, ...
Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi
CODES
2005
IEEE
14 years 2 months ago
Retargetable generation of TLM bus interfaces for MP-SoC platforms
In order to meet flexibility, performance and energy efficiency constraints, future SoC (System-on-Chip) designs will contain an increasing number of heterogeneous processor cor...
Andreas Wieferink, Rainer Leupers, Gerd Ascheid, H...