Sciweavers

378 search results - page 36 / 76
» Optimal integrated code generation for VLIW architectures
Sort
View
PLDI
1995
ACM
14 years 1 hour ago
Storage Assignment to Decrease Code Size
DSP architectures typically provide indirect addressing modes with auto-increment and decrement. In addition, indexing mode is not available, and there are usually few, if any, ge...
Stan Y. Liao, Srinivas Devadas, Kurt Keutzer, Stev...
EGH
2005
Springer
14 years 2 months ago
Optimal automatic multi-pass shader partitioning by dynamic programming
Complex shaders must be partitioned into multiple passes to execute on GPUs with limited hardware resources. Automatic partitioning gives rise to an NP-hard scheduling problem tha...
Alan Heirich
DATE
2004
IEEE
154views Hardware» more  DATE 2004»
14 years 6 days ago
Fast Exploration of Parameterized Bus Architecture for Communication-Centric SoC Design
For successful SoC design, efficient and scalable communication architecture is crucial. Some bus interconnects now provide configurable structures to meet this requirement of an ...
Chulho Shin, Young-Taek Kim, Eui-Young Chung, Kyu-...
ICCAD
1994
IEEE
82views Hardware» more  ICCAD 1994»
14 years 17 days ago
Generating instruction sets and microarchitectures from applications
Abstract-- The design of application-specific instruction set processor (ASIP) system includes at least three interdependent tasks: microarchitecture design, instruction set design...
Ing-Jer Huang, Alvin M. Despain
KBSE
2010
IEEE
13 years 6 months ago
VikiBuilder: end-user specification and generation of visual wikis
With the need to make sense out of large and constantly growing information spaces, tools to support information management are becoming increasingly valuable. In prior work we pr...
Christian Hirsch, John G. Hosking, John C. Grundy