862 search results - page 87 / 173 » Optimal task placement to improve cache performance |
129
click to vote
DAC
2003
ACM
16 years 5 months ago
2003
ACM
Partitioning an application among software running on a microprocessor and hardware co-processors in on-chip configurable logic has been shown to improve performance and energy co...
132
click to vote
MOBISYS
2007
ACM
16 years 3 months ago
2007
ACM
We report on the design, implementation, and evaluation of a system called Cedar that enables mobile database access with good performance over low-bandwidth networks. This is acc...
149
click to vote
EMSOFT
2010
Springer
15 years 2 months ago
2010
Springer
We propose the first polynomial-time code selection algorithm for minimising the worst-case execution time of a nonnested loop executed on a fully pipelined processor that uses sc...
139
click to vote
HPCA
2000
IEEE
15 years 8 months ago
2000
IEEE
We are attacking the memory bottleneck by building a “smart” memory controller that improves effective memory bandwidth, bus utilization, and cache efficiency by letting appl...
163
click to vote
PPOPP
2009
ACM
16 years 4 months ago
2009
ACM
A stream processor executes an application that has been decomposed into a sequence of kernels that operate on streams of data elements. During the execution of a kernel, all stre...