Sciweavers

140 search results - page 12 / 28
» Optimization of high-performance superscalar architectures f...
Sort
View
SENSYS
2004
ACM
14 years 24 days ago
Power - time optimal algorithm for computing FFT over sensor networks
bstract: Power - Time Optimal Algorithm for Computing FFT over Sensor Networks Categories and Subject Descriptors C.2.1 [Network Architecture and Design] Wireless Communication, Di...
Turkmen Canli, Mark Terwilliger, Ajay K. Gupta, As...
ASPDAC
2007
ACM
156views Hardware» more  ASPDAC 2007»
13 years 11 months ago
Implementation of a Real Time Programmable Encoder for Low Density Parity Check Code on a Reconfigurable Instruction Cell Archit
- This paper presents a real time programmable irregular Low Density Parity Check (LDPC) Encoder as specified in the IEEE P802.16E/D7 standard. The encoder is programmable for fram...
Zahid Khan, Tughrul Arslan
ICC
2009
IEEE
160views Communications» more  ICC 2009»
13 years 5 months ago
Reliability and Efficiency Analysis of Distributed Source Coding in Wireless Sensor Networks
We propose a comprehensive theoretical framework to evaluate reliability and energy consumption of distributed source coding (DSC) in wireless sensor networks (WSNs) applications. ...
Carlo Fischione, Stefano Tennina, Fortunato Santuc...
VLSID
2008
IEEE
111views VLSI» more  VLSID 2008»
14 years 7 months ago
Power Reduction of Functional Units Considering Temperature and Process Variations
Continuous technology scaling has resulted in an increase in both, the power density as well as the variation in device dimensions (process variations) of the manufactured process...
Deepa Kannan, Aviral Shrivastava, Sarvesh Bhardwaj...
ICS
2010
Tsinghua U.
13 years 9 months ago
The auction: optimizing banks usage in Non-Uniform Cache Architectures
The growing influence of wire delay in cache design has meant that access latencies to last-level cache banks are no longer constant. Non-Uniform Cache Architectures (NUCAs) have ...
Javier Lira, Carlos Molina, Antonio Gonzále...