Sciweavers

155 search results - page 19 / 31
» Optimizations for a Highly Cost-Efficient Programmable Logic...
Sort
View
SC
2005
ACM
14 years 27 days ago
Fault Tolerance Techniques for the Merrimac Streaming Supercomputer
As device scales shrink, higher transistor counts are available while soft-errors, even in logic, become a major concern. A new class of architectures, such as Merrimac and the IB...
Mattan Erez, Nuwan Jayasena, Timothy J. Knight, Wi...
ARCS
2004
Springer
14 years 23 days ago
Reconfigurable OPTO-ASICs as base for future self-organizing CMOS cameras
: We investigated different parallel SIMD (single instruction multiple data) architectures based on pure programmable and reconfigurable approaches for their appropriateness for in...
Dietmar Fey, Daniel Schmidt 0003, Andreas Loos
PPOPP
2009
ACM
14 years 8 months ago
OpenMP to GPGPU: a compiler framework for automatic translation and optimization
GPGPUs have recently emerged as powerful vehicles for generalpurpose high-performance computing. Although a new Compute Unified Device Architecture (CUDA) programming model from N...
Seyong Lee, Seung-Jai Min, Rudolf Eigenmann
SAC
2010
ACM
14 years 2 months ago
SE-155 DBSA: a device-based software architecture for data mining
In this paper a new architecture for a variety of data mining tasks is introduced. The Device-Based Software Architecture (DBSA) is a highly portable and generic data mining softw...
Janne Kätevä, Perttu Laurinen, Taneli Ra...
EDO
2006
Springer
13 years 11 months ago
An extensible, lightweight architecture for adaptive J2EE applications
Server applications with adaptive behaviors can adapt their functionality in response to environmental changes, and significantly reduce the on-going costs of system deployment an...
Ian Gorton, Yan Liu, Nihar Trivedi