Sciweavers

3206 search results - page 16 / 642
» Optimizing Graph Algorithms for Improved Cache Performance
Sort
View
CASES
2010
ACM
13 years 6 months ago
Balancing memory and performance through selective flushing of software code caches
Dynamic binary translators (DBTs) are becoming increasingly important because of their power and flexibility. However, the high memory demands of DBTs present an obstacle for all ...
Apala Guha, Kim M. Hazelwood, Mary Lou Soffa
MICRO
2009
IEEE
124views Hardware» more  MICRO 2009»
14 years 3 months ago
ZerehCache: armoring cache architectures in high defect density technologies
Aggressive technology scaling to 45nm and below introduces serious reliability challenges to the design of microprocessors. Large SRAM structures used for caches are particularly ...
Amin Ansari, Shantanu Gupta, Shuguang Feng, Scott ...
RSA
2008
80views more  RSA 2008»
13 years 7 months ago
The persistent-access-caching algorithm
ABSTRACT: Caching is widely recognized as an effective mechanism for improving the performance of the World Wide Web. One of the key components in engineering the Web caching syste...
Predrag R. Jelenkovic, Ana Radovanovic
WWW
2003
ACM
14 years 9 months ago
A Caching Mechanism for Improving Internet based Mobile Ad Hoc Networks Performance
Internet based mobile ad hoc networks (IMANETs) have several limitations to fulfill users' demands to access various kinds of information such as limited accessibility to the...
Sunho Lim, Seung-Taek Park, Wang-Chien Lee, Guohon...
FCCM
2006
IEEE
113views VLSI» more  FCCM 2006»
14 years 2 months ago
GraphStep: A System Architecture for Sparse-Graph Algorithms
— Many important applications are organized around long-lived, irregular sparse graphs (e.g., data and knowledge bases, CAD optimization, numerical problems, simulations). The gr...
Michael DeLorimier, Nachiket Kapre, Nikil Mehta, D...