Sciweavers

2932 search results - page 22 / 587
» Optimizing Memory System Performance for Communication in Pa...
Sort
View
CODES
2006
IEEE
14 years 1 months ago
Data reuse driven energy-aware MPSoC co-synthesis of memory and communication architecture for streaming applications
The memory subsystem of a complex multiprocessor systemson-chip (MPSoC) is an important contributor to the chip power consumption. The selection of memory architecture, as well as...
Ilya Issenin, Nikil Dutt
PVM
1997
Springer
14 years 18 hour ago
Evaluation of the Communication Performance on a Parallel Processing System
This article presents an evaluation study of point-to-point and collective communication performance on a parallel processing system, a 16 node Parsytec PowerXplorer, using three d...
Luís Paulo Santos, Vítor Castro, Alb...
ICCD
2005
IEEE
246views Hardware» more  ICCD 2005»
14 years 4 months ago
H-SIMD Machine: Configurable Parallel Computing for Matrix Multiplication
FPGAs (Field-Programmable Gate Arrays) are often used as coprocessors to boost the performance of dataintensive applications [1, 2]. However, mapping algorithms onto multimillion-...
Xizhen Xu, Sotirios G. Ziavras
IFL
2004
Springer
131views Formal Methods» more  IFL 2004»
14 years 1 months ago
Exploiting Single-Assignment Properties to Optimize Message-Passing Programs by Code Transformations
The message-passing paradigm is now widely accepted and used mainly for inter-process communication in distributed memory parallel systems. However, one of its disadvantages is the...
Alfredo Cristóbal-Salas, Andrey Chernykh, E...
PPOPP
1993
ACM
13 years 12 months ago
Computation Migration: Enhancing Locality for Distributed-Memory Parallel Systems
We describe computation migration,a new technique that is based on compile-time program transformations, for accessing remote data in a distributed-memory parallel system. In cont...
Wilson C. Hsieh, Paul Wang, William E. Weihl