1912 search results - page 149 / 383 » Optimizing interconnection policies |
133
Voted
CODES
2007
IEEE
15 years 10 months ago
2007
IEEE
System-on-Chip architectures incorporate several IP cores with well defined master and slave characteristics in terms of on-chip communication. The paper presents a parameterized ...
127
Voted
ASPDAC
2006
ACM
15 years 9 months ago
2006
ACM
— Buffer insertion is an effective technique to reduce interconnect delay. In this paper, we give a simple O(mn) time algorithm for optimal buffer insertion, where m is the numbe...
151
Voted
IPPS
2005
IEEE
15 years 9 months ago
2005
IEEE
Mobile Ad-hoc Networks (MANETs) are composed of a set of communicating devices which are able to spontaneously interconnect without any pre-existing infrastructure. In such scenar...
134
click to vote
ICS
2005
Tsinghua U.
15 years 9 months ago
2005
Tsinghua U.
BlueGene/L is currently the world’s fastest supercomputer. It consists of a large number of low power dual-processor compute nodes interconnected by high speed torus and collect...
130
click to vote
ASPDAC
2004
ACM
15 years 9 months ago
2004
ACM
As gate delays decrease faster than wire delays for each technology generation, buffer insertion becomes a popular method to reduce the interconnect delay. Several modern buffer in...