Sciweavers

2703 search results - page 165 / 541
» Optimizing memory transactions
Sort
View
E2EMON
2006
IEEE
14 years 1 months ago
Object-Relational DBMS for Packet-Level Traffic Analysis: Case Study on Performance Optimization
Analyzing Internet traffic at packet level involves generally large amounts of raw data, derived data, and results from various analysis tasks. In addition, the analysis often proc...
Matti Siekkinen, Ernst W. Biersack, Vera Goebel
ICCD
2004
IEEE
129views Hardware» more  ICCD 2004»
14 years 7 months ago
Cache Array Architecture Optimization at Deep Submicron Technologies
A cache access time model, PRACTICS (PRedictor of Access and Cycle TIme for Cache Stack), has been developed to optimize the memory array architecture for the minimum access and c...
Annie (Yujuan) Zeng, Kenneth Rose, Ronald J. Gutma...
SOFTVIS
2003
ACM
14 years 3 months ago
Interactive Locality Optimization on NUMA Architectures
Optimizing the performance of shared-memory NUMA programs remains something of a black art, requiring that application writers possess deep understanding of their programs’ beha...
Tao Mu, Jie Tao, Martin Schulz, Sally A. McKee
ICALP
2003
Springer
14 years 3 months ago
Optimal Cache-Oblivious Implicit Dictionaries
We consider the issues of implicitness and cache-obliviousness in the classical dictionary problem for n distinct keys over an unbounded and ordered universe. One finding in this ...
Gianni Franceschini, Roberto Grossi
ISSS
2002
IEEE
120views Hardware» more  ISSS 2002»
14 years 3 months ago
Optimal Message-Passing for Data Coherency in Distributed Architecture
Message-passing mechanism is commonly used to preserve data coherency in distributed systems. This paper presents an algorithm for insertion of minimal message-passing in system-l...
Daniel Gajski, Junyu Peng