Sciweavers

2703 search results - page 191 / 541
» Optimizing memory transactions
Sort
View
ICCAD
2009
IEEE
118views Hardware» more  ICCAD 2009»
15 years 10 days ago
Memory organization and data layout for instruction set extensions with architecturally visible storage
Present application specific embedded systems tend to choose instruction set extensions (ISEs) based on limitations imposed by the available data bandwidth to custom functional un...
Panagiotis Athanasopoulos, Philip Brisk, Yusuf Leb...
ICIP
1999
IEEE
16 years 4 months ago
Long-Term Memory Prediction Using Affine Motion Compensation
Long-term memory prediction extends motion compensation from the previous frame to several past frames with the result of increased coding efficiency. In this paper we demonstrate...
Thomas Wiegand, Eckehard G. Steinbach, Bernd Girod
DAC
2002
ACM
16 years 3 months ago
A fast on-chip profiler memory
Profiling an application executing on a microprocessor is part of the solution to numerous software and hardware optimization and design automation problems. Most current profilin...
Roman L. Lysecky, Susan Cotterell, Frank Vahid
ICCAD
2007
IEEE
92views Hardware» more  ICCAD 2007»
15 years 11 months ago
Fault-tolerant multi-level logic decoder for nanoscale crossbar memory arrays
Several technologies with sub-lithographic features are targeting the fabrication of crossbar memories in which the nanowire decoder is playing a major role. In this paper, we sug...
M. Haykel Ben Jamaa, Kirsten E. Moselund, David At...
109
Voted
DSN
2009
IEEE
15 years 9 months ago
Fast memory state synchronization for virtualization-based fault tolerance
Virtualization provides the possibility of whole machine migration and thus enables a new form of fault tolerance that is completely transparent to applications and operating syst...
Maohua Lu, Tzi-cker Chiueh