1990 search results - page 40 / 398 » Optimizing the Instruction Cache Performance of the Operatin... |
DATE
2006
IEEE
14 years 1 months ago
2006
IEEE
This paper presents a new operation chaining reconfigurable scheduling algorithm (CRS) based on list scheduling that maximizes instruction level parallelism available in distribut...
CASES
2005
ACM
13 years 9 months ago
2005
ACM
Horizontally partitioned data caches are a popular architectural feature in which the processor maintains two or more data caches at the same level of hierarchy. Horizontally part...
HPCA
2000
IEEE
14 years 1 days ago
2000
IEEE
Memorylatency isbecominganincreasingly importantperformance bottleneck, especially in multiprocessors. One technique for tolerating memory latency is multithreading, whereby we sw...
IWANN
2009
Springer
14 years 6 days ago
2009
Springer
In this paper we present a soft computing system developed to optimize the face milling operation under High Speed conditions in the manufacture of steel components like molds with...
HIPEAC
2005
Springer
14 years 1 months ago
2005
Springer
Abstract. High end routers are targeted at providing worst case throughput guarantees over latency. Caches on the other hand are meant to help latency not throughput in a tradition...