Sciweavers

1990 search results - page 64 / 398
» Optimizing the Instruction Cache Performance of the Operatin...
Sort
View
ACMMSP
2006
ACM
232views Hardware» more  ACMMSP 2006»
14 years 1 months ago
Implicit and explicit optimizations for stencil computations
Stencil-based kernels constitute the core of many scientific applications on block-structured grids. Unfortunately, these codes achieve a low fraction of peak performance, due pr...
Shoaib Kamil, Kaushik Datta, Samuel Williams, Leon...
SIGMETRICS
1995
ACM
116views Hardware» more  SIGMETRICS 1995»
13 years 11 months ago
A Study of Integrated Prefetching and Caching Strategies
Prefetching and caching are e ective techniques for improving the performance of le systems, but they have not been studied in an integrated fashion. This paper proposes four pro...
Pei Cao, Edward W. Felten, Anna R. Karlin, Kai Li
DLS
2010
141views Languages» more  DLS 2010»
13 years 5 months ago
Optimizing dynamic dispatch with fine-grained state tracking
Dynamic mixin is a construct available in Ruby and other dynamic languages. It can be used as a base to implement a range of programming paradigms, such as dynamic aspectoriented ...
Salikh Zakirov, Shigeru Chiba, Etsuya Shibayama
DAC
2002
ACM
14 years 8 months ago
DRG-cache: a data retention gated-ground cache for low power
In this paper we propose a novel integrated circuit and architectural level technique to reduce leakage power consumption in high performance cache memories using single Vt (trans...
Amit Agarwal, Hai Li, Kaushik Roy