Sciweavers

1990 search results - page 70 / 398
» Optimizing the Instruction Cache Performance of the Operatin...
Sort
View
CF
2009
ACM
14 years 2 months ago
Core monitors: monitoring performance in multicore processors
As we reach the limits of single-core computing, we are promised more and more cores in our systems. Modern architectures include many performance counters per core, but few or no...
Paul E. West, Yuval Peress, Gary S. Tyson, Sally A...
DAC
1998
ACM
14 years 8 months ago
Power Optimization of Variable Voltage Core-Based Systems
The growing class of portable systems, such as personal computing and communication devices, has resulted in a new set of system design requirements, mainly characterized by domin...
Inki Hong, Darko Kirovski, Gang Qu, Miodrag Potkon...
JUCS
2008
148views more  JUCS 2008»
13 years 7 months ago
An Optimization of CDN Using Efficient Load Distribution and RADS Caching Algorithm
: Nowadays, while large-sized multimedia objects are becoming very popular throughout the Internet, one of the important issues appears to be the acceleration of content delivery n...
Yun Ji Na, Sarvar R. Abdullaev, Franz I. S. Ko
MICRO
1997
IEEE
116views Hardware» more  MICRO 1997»
13 years 12 months ago
Tuning Compiler Optimizations for Simultaneous Multithreading
Compiler optimizations are often driven by specific assumptions about the underlying architecture and implementation of the target machine. For example, when targeting shared-mem...
Jack L. Lo, Susan J. Eggers, Henry M. Levy, Sujay ...
RTSS
2007
IEEE
14 years 2 months ago
Implementing Hybrid Operating Systems with Two-Level Hardware Interrupts
In this paper, we propose to implement hybrid operating systems based on two-level hardware interrupts. To separate real-time and non-real-time hardware interrupts by hardware, we...
Miao Liu, Zili Shao, Meng Wang, Hongxing Wei, Tian...