Sciweavers

339 search results - page 18 / 68
» Overview on Low Power SoC Design Technology
Sort
View
DAC
2007
ACM
14 years 8 months ago
The Case for Low-Power Photonic Networks on Chip
Packet-switched networks on chip (NoC) have been advocated as a natural communication mechanism among the processing cores in future chip multiprocessors (CMP). However, electroni...
Assaf Shacham, Keren Bergman, Luca P. Carloni
ISCAS
2007
IEEE
108views Hardware» more  ISCAS 2007»
14 years 1 months ago
A Low Power Digital Baseband for Wireless Endoscope Capsule
— A design of low power digital baseband for wireless endoscope capsule is presented. The key design issues involved in this IC are discussed, including implementation of communi...
Xinkai Chen, Guolin Li, Xiang Xie, XiaoWen Li, Zhi...
HICSS
2002
IEEE
136views Biometrics» more  HICSS 2002»
14 years 17 days ago
Automated Decision Technology for Network Design in Cellular Communication Systems
The location and configuration of transmission infrastructure for cellular communication networks is a complex engineering task involving many competing objectives. While minimis...
Stuart M. Allen, Steve Hurley, Roger M. Whitaker
ISCAS
2005
IEEE
115views Hardware» more  ISCAS 2005»
14 years 1 months ago
Low power repeaters driving RLC interconnects with delay and bandwidth constraints
— Interconnect plays an increasingly important role in deep submicrometer VLSI technologies. Multiple design criteria are considered in interconnect design, such as delay, power,...
Guoqing Chen, Eby G. Friedman
ISCAS
2006
IEEE
118views Hardware» more  ISCAS 2006»
14 years 1 months ago
An ultra-low power silicon-on-sapphire ADC for energy-scavenging sensors
We designed and fabricated an 8-bit analog-to- LiSTOF ENERGY-SCAVENGER PERFORMANCE digital converter (ADC) in a 0.5,um Silicon-on-Sapphire CMOS technology. The ultra-low power and ...
Zhengming Fu, Eugenio Culurciello