88 search results - page 10 / 18 » Parallel Logic Simulation of VLSI Systems |
FCCM
1997
IEEE
14 years 8 days ago
1997
IEEE
We propose an FPGA chip architecture based on a conventional FPGA logic array core, in which I/O pins are clocked at a much higher rate than that of the logic array that they serv...
ISCAS
2006
IEEE
14 years 2 months ago
2006
IEEE
A robust system architecture to achieve optical coherency free optimization. Several methods that had been proposed in the in multiple-beam free-space laser communication links wit...
DFT
2007
IEEE
14 years 2 months ago
2007
IEEE
Decreasing feature sizes have led to an increased vulnerability of random logic to soft errors. A particle strike may cause a glitch or single event transient (SET) at the output ...
IPPS
2003
IEEE
14 years 1 months ago
2003
IEEE
This paper investigates a complexity-effective technique for verifying a highly distributed directory-based cache coherence protocol. We develop a novel approach called “witnes...
CAV
2005
Springer
14 years 1 months ago
2005
Springer
Statistical methods to model check stochastic systems have been, thus far, developed only for a sublogic of continuous stochastic logic (CSL) that does not have steady state operat...