Sciweavers

88 search results - page 7 / 18
» Parallel Logic Simulation of VLSI Systems
Sort
View
ICS
1999
Tsinghua U.
14 years 9 days ago
Low-level router design and its impact on supercomputer system performance
Supercomputer performance is highly dependent on its interconnection subsystem design. In this paper we study how di erent architectural approaches for router design impact into s...
Valentin Puente, José A. Gregorio, Cruz Izu...
E4MAS
2004
Springer
13 years 11 months ago
Modelling Environments for Distributed Simulation
Abstract. Decentralised, event-driven distributed simulation is particularly suitable for modelling systems with inherent asynchronous parallelism, such as agentbased systems. Howe...
Michael Lees, Brian Logan, Rob Minson, Ton Oguara,...
VLSID
2003
IEEE
148views VLSI» more  VLSID 2003»
14 years 8 months ago
Extending Platform-Based Design to Network on Chip Systems
Exploitation of silicon capacity will require improvements in design productivity and more scalable system paradigms. Asynchronous message passing networks on chip (NOC) have been...
Juha-Pekka Soininen, Axel Jantsch, Martti Forsell,...
GECCO
2009
Springer
130views Optimization» more  GECCO 2009»
14 years 2 months ago
Liposome logic
VLSI research, in its continuous push toward further miniaturisation, is seeking to break through the limitations of current circuit manufacture techniques by moving towards biomi...
James Smaldon, Natalio Krasnogor, Alexander Camero...
GLVLSI
2007
IEEE
141views VLSI» more  GLVLSI 2007»
13 years 12 months ago
A synchronization algorithm for local temporal refinements in perfectly synchronous models with nested feedback loops
he abstract and simple computation and communication mechanism in the synchronous computational model it is easy to simulate synchronous systems and to apply formal verification m...
Tarvo Raudvere, Ingo Sander, Axel Jantsch